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The transition between well-defined soft and hard breakdown modes to progressive breakdown in
ultrathin silicon dioxide based dielectrics is studied by means of the statistics of residual time sthe
time from first breakdown to device failured. By stressing metal-oxide-semiconductor test capacitors
with an oxide thickness of 2.2 nm under different gate bias and temperatures, it is demonstrated that
low voltages and temperatures favor stable hard and soft breakdown modes, while high temperatures
and voltages lead to a progressive breakdown controlled regime. Our results support the idea that no
significant change of the involved physics occurs in the transition from one breakdown regime to the
other. The continuous transition from one regime to the other permits one to clearly identify
progressive breakdown as hard breakdown, which always requires a certain time to reach the device
failure conditions. © 2005 American Institute of Physics. fDOI: 10.1063/1.1925316g
Gate oxide breakdown sBDd has been a reliability con-
cern for many generations of metal-oxide-semiconductor
technology. The issue is more serious than ever for the ultra-
thin oxides of present interest because the time to the first
BD diminishes by many orders of magnitude sat constant
gate voltaged when scaling the oxide thickness sTOXd from
3 to 1 nm.1 However, the BD does not always cause device
failure, and this relaxes the reliability constraints.2 Dealing
with the post-BD reliability is nevertheless difficult because
the device failure criterion is application dependent and be-
cause the BD phenomenology apparently changes with TOX.
In the 3 to 5 nm TOX range, two apparently stable BD modes
have been identified as soft BD sSBDd and hard BD sHBDd,3
and a reliability model based on the HBD prevalence ratio
saHBDd has been proposed.4 On the other hand, it has been
claimed that a distinction between HBD and SBD is mean-
ingless in oxides thinner than ,2 nm because the BD current
always increases continuously under stress until it is large
enough to cause device failure.5–7 The term “progressive
breakdown” sPBDd has been coined to describe this type of
BD,6 and a related reliability methodology has been
suggested.5 Other reliability models based on the failure by
superposition of multiple successive BD events have also
been proposed. These models also rely on the assumption of
the existence of a stable SBD mode that does not cause the
device failure.8,9
In this letter, we report the transition from the HBD/SBD
regime to the PBD regime as a function of the stress condi-
tions. We have stressed poly-Si/SiO2/Sisnd capacitors with
TOX=2.2 nm and oxide area of 10−4 cm2 at different gate
voltages sVGd and temperatures sTd. The samples are stressed
in accumulation under constant voltage conditions and the
evolution of the current is monitored. The stress is periodi-
cally stopped to measure the stress-induced leakage current
sSILCd at a lower voltage sVG=1.5 Vd close to the operation
conditions of these devices in digital circuits. The measure of
the time to the first BD stBDd of each sample is based on the
detection of a current step in the SILC. However, the stress
experiment is not stopped at the first BD and it continues
until the failure of the device. Based on recent results about
the impact of BD on the performance of basic circuits,10,11
devices are considered to fail when the gate leakage reaches
a threshold of 10 mA at VSILC. The residual time stRESd is
defined as the interval elapsed between first BD and device
failure stFAILd, that is, tRES; tFAIL− tBD. The residual time sta-
tistics and the comparison of the first BD and device failure
distributions are the main tools used in this letter to investi-
gate oxide BD.
The cumulative distributions of residual time FRESstRESd
measured at −30 °C are shown in Fig. 1 in the Weibull plot.
First of all, we notice that FRES sexcept for the case of VG
=4.5 Vd is bimodal, that is, a short-TRES mode and a long-
TRES mode separated by an intermediate plateau are clearly
distinguished. It can be checked that the former corresponds
to those devices that show HBD at the first BD and the latter
adElectronic mail: jordi.sune@uab.es
FIG. 1. Cumulative probability distribution of the residual time sFRESd mea-
sured in poly-Sisn+d /SiO2/Sisnd capacitors with oxide thickness of 2.2 nm
stressed in accumulation at −30 °C and at four different stress voltages.
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to those that suffer one or more SBD events prior to HBD.
The intermediate plateau corresponds to FRES=aHBD. Al-
though the residual time associated to HBD is short, it is
nonzero and it increases as VG is reduced. In other words,
HBD is not instantaneous but progressive. This is consistent
with the claim of Linder et al., who identified PBD with the
HBD mode.5 In Fig. 2, the cumulative distribution of first
BD sFBDd and that of device failure sFFAILd are shown in the
Weibull plot. It has been checked that all the devices fail due
to the occurrence of a HBD event. The distributions FBD and
FFAIL are roughly parallel in the Weibull plot, the vertical
shift between them being lnsaHBDd, as predicted by the HBD
prevalence ratio model,4 The values of aHBD measured from
the Weibull plot shift are perfectly consistent with those re-
quired to fit the residual time distributions of Fig. 1. In agree-
ment with previous results,4 increasing VG has the effect of
increasing aHBD, and this is why at VG=4.5 V, almost all the
devices show only HBD. In summary, the results obtained in
2.2 nm oxides stressed at T=−30 °C are perfectly compat-
ible with the HBD prevalence ratio picture, which is based
on the existence of two stable BD modes, SBD and HBD, as
found in thicker oxides.4 Examination of the post-BD
current-voltage IsVd characteristics snot shown hered also
supports this claim. It is also true, however, that at high
voltages only HBD is measured and, since HBD is found to
be progressive sa nonzero residual time is needed to reach
the device failure conditiond, one can say that PBD is the
dominant mode at high stress voltages.
The results obtained when samples are stressed at T
=140 °C are, however, qualitatively different. The range of
VG has been changed to keep TBD and TFAIL within a reason-
able test window because T accelerates the BD. The mea-
sured FRES is not bimodal in the considered VG range ssee
Fig. 3d, and FBD and FFAIL are not parallel in the Weibull plot
sFig. 4d, but tend to diverge at low percentiles. These obser-
vations are compatible with FFAIL being dominated by the
PBD mode. Our preliminary interpretation of these results is
that temperature favors HBD events and, even if VG is re-
duced, no SBD events are observed at 140 °C. Hence, only
PBD si.e., progressive HBDd is the dominant mode under
these stress conditions. However, to confirm this interpreta-
tion, we have stressed the devices at intermediate tempera-
tures between −30 °C and 140 °C. Figure 5 shows the con-
tinuous transition from a bimodal residual time distribution
at low temperatures to a single-mode distribution at higher
FIG. 3. Distribution of residual time obtained by stressing the simples at
140 °C and three stress voltages.
FIG. 4. Cumulative distributions of first breakdown ssolid symbolsd and
final device failure sopen symbolsd measured in stress experiments per-
formed at 140 °C and three different stress voltages ssame as in Fig. 3d.
FIG. 2. Cumulative distributions of first breakdown ssolid symbolsd and
device failure sopen symbolsd corresponding to the stress experiments de-
fined in the caption of Fig. 1.
FIG. 5. Cumulative distributions of residual time obtained by stressing the
devices under 3.9 V constant voltage conditions at different temperatures in
the −30 to 140 °C range.
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values of T. While at low T, both progressive HBD and SBD
coexist in the measurement window, SBD almost disappears
at high T. In other words, aHBD increases with T and the
plateau of the bimodal FRES moves up in the Weibull plot.
Temperature has also the effect of reducing the time required
for HBD to reach the device failure condition.
In this letter, we have shown a continuous transition
from HBD/SBD modes to the PBD mode swhich is actually
HBDd as a function of T sFig. 5d and VG sFig. 1d. Our results
suggest that the observation of PBD mode in ultrathin oxides
is not related to an essential change in the physics of the BD,
but rather to the fact that SBD tends to disappear at the stress
conditions required to keep TBD within reasonable limits.
TOX certainly plays a relevant role because aHBD changes
from 1 to nearly 0 quite abruptly as a function of voltage,
and this change takes place at a value of VG that depends on
TOX.
12 The thinner the oxide, the lower VG at which this
transition occurs.12 Thus, for the same stress conditions, thin-
ner oxides will appear as dominated by PBD, while the
HBD/SBD picture seems adequate for thicker oxides. How-
ever, this does not mean that what is observed under stress
conditions is representative of what happens under operating
conditions. Depending on how the residual time associated
with PBD, the width of the PBD time distribution, and aHBD
scale with T, VG, and TOX, the appropriate reliability meth-
odology will be that of the HBD prevalence ratio model4 or
that of the PBD model.5–7
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